(54) METHOD AND DEVICE FOR REDUCING BIT ERROR RATE IN CDMA COMMUNICATION SYSTEM

(71) Applicant: ZTE Corporation, Shenzhen, Guangdong (CN)

(72) Inventor: Zhongping Chen, Shenzhen (CN)

(73) Assignee: ZTE CORPORATION, Shenzhen (CN)

(56) References Cited

U.S. PATENT DOCUMENTS

6,771,688 B1 8/2004 Lee

(Continued)

FOREIGN PATENT DOCUMENTS

CN 1540896 A 10/2004
CN 1778065 A 5/2006

(Continued)

OTHER PUBLICATIONS


(Continued)

(74) Attorney, Agent, or Firm — Oppenahl Patent Law Firm LLC

(57) ABSTRACT

A method and a device for reducing a bit error rate in a Code Division Multiple Access (CDMA) communication system are described, wherein this method includes: a sample sequence $L_n$ of an in-phase component signal $I$, and a sample sequence $Q_n$ of a quadrature component signal $Q$ are obtained, and the signals are sent by a signal sending end; the obtained sample sequence $L_n$ and the sample sequence $Q_n$ are divided into different groups according to a sample number $N_s$ of a chip, a sum-average operation is performed on a signal in each group, and a corresponding signal group is determined, wherein, the signal group determined by performing the sum-average operation on the sample sequence $L_n$ is $W_n$, the signal group determined by perform-
ing the sum-average operation on the sample sequence $Q_{\text{hi}}$

is $W_c$; and a signal in the signal group $W_t$ and the signal

group $W_{\text{hi}}$ is grouped to determine a signal belonging to the

same chip in the sample sequence which experiences the

sum-average operation, and the determined signal is output.

The disclosure solves a problem in the related art that a

CDMA synchronization method possesses a wrong sampling

situation, which results in a high bit error rate of a

receiving end, and reduces the bit error rate.

6 Claims, 5 Drawing Sheets

(51) Int. Cl.

H04W 56/00 (2009.01)

H04B 1/7075 (2011.01)

(56) References Cited

U.S. PATENT DOCUMENTS

2003/0262564 A1 10/2003 Ho


375/152


375/150

2008/002297 A1 1/2008 Raman

2009/0010363 A1 1/2009 Kobayashi


455/456.1

2012/0236973 A1 9/2012 Raman

FOREIGN PATENT DOCUMENTS

CN 101888258 A 11/2010

CN 103051356 A 4/2013


OTHER PUBLICATIONS


English Translation of the Written Opinion of the International

Search Authority in international application No. PCT/CN2013/


Supplementary European Search Report in European application


* cited by examiner
obtaining a sample sequence \( I_n \) of an in-phase component signal \( I \), and a sample sequence \( Q_n \) of a quadrature component signal \( Q \), which are sent by a signal sending end

dividing the obtained sample sequence \( I_n \) and the sample sequence \( Q_n \) into different groups according to a sample number \( N_s \) of a chip, performing a sum-average operation on a signal in each group, and determining a corresponding signal group, wherein each signal group contains the signal experiencing the sum-average operation, the signal group determined by performing the sum-average operation on the sample sequence \( I_n \) is \( W_I \), the signal group determined by performing the sum-average operation on the sample sequence \( Q_n \) is \( W_Q \)

grouping a signal in the signal group \( W_I \) and the signal group \( W_Q \), to determine the signal belonging to the same chip in the sample sequence which experiences the sum-average operation, in the signal group \( W_I \) and the signal group \( W_Q \), and outputting the determined signal
Fig. 7

Obtaining unit 502

First grouping sub-unit 602
Second grouping sub-unit 604
Sum-average unit 504

Third grouping sub-unit 702
First output sub-unit 706
Forth grouping sub-unit 704
Second output sub-unit 708
Grouping unit 506
Amplitude value output sub-unit 710
Signal output sub-unit 712
METHOD AND DEVICE FOR REDUCING BIT ERROR RATE IN CDMA COMMUNICATION SYSTEM

TECHNICAL FIELD

The disclosure relates to the field of communications, and particularly to a method and a device for reducing a bit error rate in a Code Division Multiple Access (CDMA) communication system.

BACKGROUND

In a CDMA communication system, a data transmission synchronization problem is very important, if the data transmission synchronization problem of a receiving end and a sending end, it may be caused that a transmission device cannot perform normal communication. There are many traditional CDMA system synchronization methods, for example, in a synchronization capture phase, the sending end first sends a synchronization sequence to the receiving end, and the receiving end establishes synchronization between the receiving end and the sending end after receiving the synchronization sequence of the sending end, and then switches to a data state to perform data transmission. This synchronization method adopts different Pseudo-Noise (PN) codes in a synchronization signal capture phase and a data processing phase. Currently, a typical representative synchronization algorithm of a spreading chip STEL-2000A adopts twice sampling at a front end of a digital matched filter, a sample value after twice sampling and weighted averaging is sent to the matched filter.

A similarity of a traditional synchronization method is to use a relevant feature of the PN code to perform synchronization of the receiving end and the sending end, a difference is a chip sampling time of the front end of the matched filter. However, with regard to a relatively maturely applied currently CDMA synchronization technique, a wrong sampling situation at the front end of the matched filter is neglected. Specifically, an ideal sampling situation is shown in FIG. 1 (a), that is, chips $d_{a_1}$, $d_{a_2}$, sample twice separately, and samples correspond to each chip separately are $a_{a_1}$, $b_{a_1}$, $a_{a_2}$, $b_{a_2}$, and weighted average is performed on information sampled by each chip, namely $(a_{a_1} + b_{a_1})/2$, $(a_{a_2} + b_{a_2})/2$. However, in actual operation, this situation may exist: the weighted twice samples do not come from the same chip, but come from adjacent chips, as shown in FIG. 1 (b) or FIG. 2, after the sample is weighted, $(a_{a_1} + b_{a_1})/2$ is sent to the matched filter, because $a$ and $b$ do not come from the same chip, that is wrong sampling is caused. In addition, although it is in the ideal sampling situation, wrong sampling may be caused all because of data jitter, delay, jitter of a local clock, and a Doppler effect. The wrong sampling may bring a serious inter-chip interference, the wrong sampling at a place at which a positive electrical level and a negative electrical level of a PN chip alternate results in a very small weighted sample value, and finally results in a high bit error rate of the receiving end.

Aiming at a problem in the related art that a CDMA synchronization method possesses the wrong sampling situation, which results in a high bit error rate of the receiving end, an effective solution has not been proposed currently.

SUMMARY

An embodiment of the disclosure provides a method and a device for reducing a bit error rate in a CDMA communication system, so as to solve a problem in the related art that a CDMA synchronization method possesses a wrong sampling situation, which results in a high bit error rate of a receiving end.

In order to solve the above technical problem, in one aspect, an embodiment of the disclosure provides a method for reducing a bit error rate in a CDMA communication system, which includes: obtaining a sample sequence $I_{m}$ of an in-phase component signal $I$, and a sample sequence $Q_{m}$ of a quadrature component signal $Q$, which are sent by a signal sending end; dividing the obtained sample sequence $I_{m}$ and the sample sequence $Q_{m}$ into different groups according to a sample number $N_{s}$ of a chip, performing a sum-average operation on a signal in each group, and determining a corresponding signal group, wherein each signal group contains the signal experiencing the sum-average operation, the signal group determined by performing the sum-average operation on the sample sequence $I_{m}$ is $W_{I}$, the signal group determined by performing the sum-average operation on the sample sequence $Q_{m}$ is $W_{Q}$; and grouping a signal in the signal group $W_{I}$ and the signal group $W_{Q}$, to determine a signal belonging to the same chip in the sample sequence which experiences the sum-average operation, and outputting the determined signal.

Preferably, the dividing the obtained sample sequence $I_{m}$ and the sample sequence $Q_{m}$ into different groups according to the sample number $N_{s}$ of the chip, performing the sum-average operation on the signal in each group, and determining the corresponding signal group, may include: dividing adjacent $N_{s}$ samples in the sample sequence $I_{m}$ into one group, successively performing the sum-average operation on $N_{s}$ samples in each group, and determining the signal group $W_{I}$; and dividing adjacent $N_{s}$ samples in the sample sequence $Q_{m}$ into one group, successively performing the sum-average operation on $N_{s}$ samples in each group, and determining the signal group $W_{Q}$.

Preferably, grouping the signal in the determined signal group $W_{I}$ and signal group $W_{Q}$, may include: in the signal group $W_{P}$, beginning from a first signal, extracting a signal after $N_{s}$-1 signals, successively combining each extracted signal into one group; beginning from a second signal, extracting a signal after $N_{s}$-1 signals, successively combining each extracted signal into one group, and so on, obtaining $N_{g}$ groups of signals, which are successively marked as $W_{11}$, $W_{12}$, ..., $W_{1N_{g}}$, and in the signal group $W_{Q}$, beginning from a first signal, extracting a signal after $N_{s}$-1 signals, successively combining each extracted signal into one group; beginning from a second signal, extracting a signal after $N_{s}$-1 signals, successively combining each extracted signal into one group, and so on, obtaining $N_{g}$ groups of signals, which are successively marked as $W_{Q1}$, $W_{Q2}$, ..., $W_{QN_{g}}$.

Preferably, the determining the signal belonging to the same chip in the sample sequence which experiences the sum-average operation, and outputting the determined signal, may include: sending $W_{11}$, $W_{12}$, ..., $W_{1N_{g}}$ into a matched filter meeting a pre-set condition, obtaining a corresponding output result, and marking the output results separately as $Y_{11}$, $Y_{12}$, ..., $Y_{1N_{g}}$; sending $W_{Q1}$, $W_{Q2}$, ..., $W_{QN_{g}}$ into the matched filter, obtaining a corresponding output result, and marking the output results separately as $Y_{Q1}$, $Y_{Q2}$, ..., $Y_{QN_{g}}$; determining signal amplitude values $y_{11}$, $y_{12}$, ..., $y_{1N_{g}}$ grouped by the in-phase component signal $I$ and the quadrature component signal $Q$, according to the output results $Y_{11}$, $Y_{12}$, ..., $Y_{1N_{g}}$ and the output results $Y_{Q1}$, $Y_{Q2}$, ..., $Y_{QN_{g}}$, and...
determining the signal belonging to the same chip, according to the determined signal amplitude value, and outputting the determined signal.

Preferably, the determining signal amplitude values \( y_1, y_2, \ldots, y_{N_2} \) grouped by the in-phase component signal I and the quadrature component signal Q, according to the output results \( y_{Q1}, y_{Q2}, \ldots, y_{Q_{NQ}} \) and the output results \( y_{Q1}, y_{Q2}, \ldots, y_{Q_{NQ}} \), determining the signal belonging to the same chip, according to the determined signal amplitude value, and outputting the determined signal, may include: determining the signal amplitude values \( y_1, y_2, \ldots, y_{N_2} \) according to a following formula:

\[
y_1 = \sqrt{y_{Q1}^2 + y_{Q1}^2}, y_2 = \sqrt{y_{Q2}^2 + y_{Q2}^2}, \ldots, y_{N_2} = \sqrt{y_{Q_{NQ}}^2 + y_{Q_{NQ}}^2},
\]

and taking a signal corresponding to a maximum signal amplitude value as the signal belonging to the same chip, and outputting the signal corresponding to the maximum signal amplitude value.

In another aspect, an embodiment of the disclosure further provides a device for reducing a bit error rate in a CDMA communication system, which includes: an obtaining unit, configured to obtain a sample sequence \( I_{ns} \) of an in-phase component signal I and a sample sequence \( Q_{ns} \) of a quadrature component signal Q, which are sent by a signal sending end; a sum-average unit, configured to divide the obtained sample sequence \( I_{ns} \) and the sample sequence \( Q_{ns} \) into different groups according to a sample number \( N_s \) of a chip, perform a sum-average operation on a signal in each group, and determine a corresponding signal group, wherein each signal group contains the signal experiencing the sum-average operation, the signal group determined by performing the sum-average operation on the sample sequence \( I_{ns} \) is \( W_I \), the signal group determined by performing the sum-average operation on the sample sequence \( Q_{ns} \) is \( W_Q \), and a grouping unit, configured to group a signal in the signal group \( W_I \) and the signal group \( W_Q \) to determine a signal belonging to the same chip in the sample sequence which experiences the sum-average operation, and output the determined signal.

Preferably, the sum-average unit may include: a first grouping sub-unit, configured to divide adjacent \( N_s \) samples in the sample sequence \( I_{ns} \) into one group, successively perform the sum-average operation on \( N_s \) samples in each group, and determine the signal group \( W_I \); and a second grouping sub-unit, configured to divide adjacent \( N_s \) samples in the sample sequence \( Q_{ns} \) into one group, successively perform the sum-average operation on \( N_s \) samples in each group, and determine the signal group \( W_Q \).

Preferably, the grouping unit may include:

- a third grouping sub-unit, configured to, in the signal group \( W_s \) begin from a first signal, extract a signal after \( N_s-1 \) signals, successively combine each extracted signal into one group; begin from a second signal, extract a signal after \( N_s-1 \) signals, successively combine each extracted signal into one group, and so on, obtain \( N_s \) groups of signals, which are successively marked as \( W_{I1}, W_{I2}, \ldots, W_{IN} \); and a third grouping sub-unit, configured to, in the signal group \( W_Q \), begin from a first signal, extract a signal after \( N_s-1 \) signals, successively combine each extracted signal into one group; begin from a second signal, extract a signal after \( N_s-1 \) signals, successively combine each extracted signal into one group, and so on, obtain \( N_s \) groups of signals, which are successively marked as \( W_{Q1}, W_{Q2}, \ldots, W_{QN} \).

Preferably, the grouping unit may further include: a first output sub-unit, configured to send \( W_{I1}, W_{I2}, \ldots, W_{IN} \) into a matched filter setting a pre-set condition, obtain a corresponding output result, and mark the output results separately as \( y_{I1}, y_{I2}, \ldots, y_{IN} \); a second output sub-unit, configured to send \( W_{Q1}, W_{Q2}, \ldots, W_{QN} \) into the matched filter, obtain a corresponding output result, and mark the output results separately as \( y_{Q1}, y_{Q2}, \ldots, y_{QN} \); an amplitude value output sub-unit, configured to determine signal amplitude values \( y_1, y_2, \ldots, y_{N_2} \) grouped by the in-phase component signal I and the quadrature component signal Q, according to the output results \( y_{I1}, y_{I2}, \ldots, y_{IN} \) and the output results \( y_{Q1}, y_{Q2}, \ldots, y_{QN} \); and a signal output sub-unit, configured to determine the signal belonging to the same chip, according to the determined signal amplitude value, and output the determined signal.

An advantage of the disclosure is in the following:

In the embodiment of the disclosure, after performing the sum-average operation on a signal sample sequence, the signal is grouped; in the grouped signal, the sample sequence experiencing the sum-average operation from the same chip is selected, and the signal of the sample sequence from the same chip is output; this signal processing way solves the problem in the related art that a CDMA synchronization method possesses a wrong sampling situation, which results in a high bit error rate of a receiving end, and effectively reduces the bit error rate.

**BRIEF DESCRIPTION OF THE DRAWINGS**

**FIG. 1** is a diagram of a sampling way in a CDMA communication system;

**FIG. 2** is a diagram of a wrong sampling situation occurred in a CDMA communication system;

**FIG. 3** is a preferred flowchart of a method for reducing a bit error rate in a CDMA communication system in an embodiment of the disclosure;

**FIG. 4** is a diagram of a sample sequence in a method for reducing a bit error rate in a CDMA communication system in an embodiment of the disclosure;

**FIG. 5** is a preferred structure diagram of a device for reducing a bit error rate in a CDMA communication system in an embodiment of the disclosure;

**FIG. 6** is another preferred structure diagram of the device for reducing the bit error rate in the CDMA communication system in an embodiment of the disclosure;

**FIG. 7** is another preferred structure diagram of the device for reducing the core error rate in the CDMA communication system in an embodiment of the disclosure;

**FIG. 8** is a hardware logic diagram of the method for reducing the core error rate in the CDMA communication system in an embodiment of the disclosure;

**FIG. 9** is a flowchart of grouping through software in the method for reducing the bit error rate in the CDMA communication system in an embodiment of the disclosure; and

**FIG. 10** is a logic diagram of determining a maximum amplitude value in the method for reducing the core error rate in the CDMA communication system in an embodiment of the disclosure.

**DETAILED DESCRIPTION**

In order to solve a problem in the related art that a CDMA synchronization algorithm possesses a wrong sampling situ-
ation, which results in a high bit error rate of a receiving end, an embodiment of the disclosure provides a method and a device for reducing a bit error rate in a CDMA communication system, and the disclosure will be explained in detail below with reference to the drawings and in combination with embodiments. It shall be explained that, the embodiment in the application and a feature in the embodiment may be combined with each other without conflict.

Embodiment 1

The preferred embodiment of the disclosure provides a method for reducing the core error rate in the CDMA communication system, and FIG. 3 shows a preferred flowchart of this method, as shown in FIG. 3, this method includes the following steps:

S302, obtaining a sample sequence $I_n$ of an in-phase component signal I, and a sample sequence $Q_n$ of a quadrature component signal Q, which are sent by a signal sending end;

S304, dividing the obtained sample sequence $I_n$ and the sample sequence $Q_n$ into different groups according to a sample number Ns of a chip, performing a sum-average operation on a signal in each group, and determining a corresponding signal group wherein each signal group contains the signal experiencing the sum-average operation, the signal group determined by performing the sum-average operation on the sample sequence $I_n$ is $W_n$, the signal group determined by performing the sum-average operation on the sample sequence $Q_n$ is $W_n'$; and

S306, grouping a signal in the signal group $W_n$ and the signal group $W_n'$ to determine the signal belonging to the same chip in the sample sequence which experiences the sum-average operation, in the signal group $W_n$ and the signal group $W_n'$ and outputting the determined signal.

In the above preferred embodiment, after performing the sum-average operation on a signal sample sequence, the signal is grouped; in the grouped signal, the sample sequence experiencing the sum-average operation from the same chip is selected, and the signal of the sample sequence from the same chip is output; this signal processing way solves the problem in the related art that the CDMA synchronization algorithm possesses the wrong sampling situation, which results in the high bit error rate of the receiving end, and effectively reduces the bit error rate.

In a preferred embodiment of the disclosure, a scheme is further provided, which groups and performs sum-average on the sample sequence $I_n$ and the sample sequence $Q_n$, and specifically, this scheme includes the following steps: dividing adjacent Ns samples in the sample sequence $I_n$ into one group, and successively performing the sum-average operation on Ns samples in each group, and determining the signal group $W_n$; and dividing adjacent Ns samples in the sample sequence $Q_n$ into one group, and successively performing the sum-average operation on Ns samples in each group, and determining the signal group $W'_n$. For example, it is assumed that a sample number of each chip is Ns=2, and the sample sequence $I_n$ is shown in FIG. 4, which successively contains the following samples: X1, X2, X3, X4, X5, X6, X7, X8, then 2 adjacent sample signals in the sample sequence are obtained, and experience the sum-average operation, to obtain the signal group $W_n$, which successively includes

$$x_1 + x_2, \frac{x_2 + x_3}{2}, \frac{x_3 + x_4}{2}, \frac{x_4 + x_5}{2}, \frac{x_5 + x_6}{2}, \frac{x_6 + x_7}{2}, \frac{x_7 + x_8}{2}$$

Grouping the sample sequence $Q_n$ is the same as grouping the sample sequence $I_n$, and will not be repeated again.

In the above preferred technical scheme, grouping and sum-average are performed on all adjacent Ns samples in the sample sequence $I_n$ and the sample sequence $Q_n$, to guarantee that the signal experiencing the sum-average operation not only contains an ideal sampling situation, but also contains the wrong sampling situation, and to reduce the core error rate by selecting the signal in the ideal sampling situation.

In a preferred embodiment of the disclosure, a scheme is further provided, which groups the signal group $W_n$ and the signal group $W'_n$ specifically, this scheme includes the following steps:

in the signal group $W_n$, beginning from a first signal, extracting a signal after Ns-1 signals, successively grouping each extracted signal into one group; beginning from a second signal, extracting a signal after Ns-1 signals, successively grouping each extracted signal into one group, and so on, obtaining Ns groups of signals, which are successively marked as $W_n(1), W_n(2), \ldots, W_n(ns)$; and

in the signal group $W'_n$, beginning from a first signal, extracting a signal after Ns-1 signals, successively grouping each extracted signal into one group; beginning from a second signal, extracting a signal after Ns-1 signals, successively grouping each extracted signal into one group, and so on, obtaining Ns groups of signals, which are successively marked as $W'_n(1), W'_n(2), \ldots, W'_n(ns)$.

The example provided above is further explained, specifically, the above signal group $W_n$ is

$$x_1 + x_2, \frac{x_2 + x_3}{2}, \frac{x_3 + x_4}{2}, \frac{x_4 + x_5}{2}, \frac{x_5 + x_6}{2}, \frac{x_6 + x_7}{2}, \frac{x_7 + x_8}{2}$$

when performing grouping, beginning from the first signal, signal extraction is perform after 1 signal, therefore

$$x_1 + x_2, \frac{x_2 + x_3}{2}, \frac{x_3 + x_4}{2}, \frac{x_4 + x_5}{2} \text{ and } \frac{x_6 + x_7}{2}$$

are extracted successively, and are taken as the first group, are taken as the second group; it can be seen from FIG. 4, the group of data

$$x_1 + x_2, \frac{x_2 + x_3}{2}, \frac{x_3 + x_4}{2}, \frac{x_4 + x_5}{2}, \text{ and } \frac{x_6 + x_7}{2}$$

do not come from the same chip, but come from adjacent chips, this is the wrong sampling situation; the group of data

$$x_1 + x_2, \frac{x_2 + x_3}{2}, \frac{x_3 + x_4}{2} \text{ and } \frac{x_6 + x_7}{2}$$

come from the same chip, this is the ideal sampling situation.

In a preferred embodiment of the disclosure, a scheme is further provided, which determines signal belonging to the
same chip in the sample sequence experiencing the sum-
average operation, and outputs the determined signal; the
scheme includes the following steps: sending $W_{Q1}$, $W_{Q2}$, . . . $W_{QN}$ into a matched filter meeting a pre-set condition,
obtaining a corresponding output result, and marking the
output results separately as $y_{Q1}$, $y_{Q2}$, . . . $y_{QN}$; sending $W_{Q1}$,
$W_{Q2}$, . . . $W_{QN}$ into the matched filter, obtaining the
corresponding output result, and marking the output results
separately as $y_{Q1}$, $y_{Q2}$, . . . $y_{QN}$: determining signal amplitu-
des values $y_{1}$, $y_{2}$, . . . $y_{N}$ grouped by the in-phase com-
ponent signal I and the quadrature component signal Q, accord-
ing to the output results $y_{1}$, $y_{2}$, . . . $y_{N}$, and the output results $y_{Q1}$, $y_{Q2}$, . . . $y_{QN}$; and determining a signal
dependent on the same chip, according to the determined
signal amplitude value, and outputting the determined sig-

Specifically, the signal amplitude values $y_{1}$, $y_{2}$, . . . $y_{N}$ are
determined according to the following formula: $y_{1}$ =
$\sqrt{y_{1}^{2} + y_{Q1}^{2}}$, $y_{2}$ = $\sqrt{y_{2}^{2} + y_{Q2}^{2}}$, . . . $y_{N}$ = $\sqrt{y_{N}^{2} + y_{QN}^{2}}$. The

Embodiment 2

Based on the above method for reducing the bit error rate
in the CDMA communication system provided by Embodi-
ment 1, this preferred embodiment provides a device for
reducing the bit error rate in the CDMA communication
system; FIG. 5 is a preferred structure diagram of this
device, as shown in FIG. 5, this device includes: an obtaining
unit 502, configured to obtain a sample sequence $U_{m}$ of
an in-phase component signal I, and a sample sequence $Q_{m}$
of a quadrature component signal Q, which are sent by a
signal sending end; a sum-averaging unit 504, configured to
divide the obtained sample sequence $U_{m}$ and the sample
sequence $Q_{m}$ into different groups according to a sample
number $N$ of a chip, perform a sum-averaging operation on
a signal in each group, and determine a corresponding signal
group, wherein each signal group contains the signal expe-
riencing the sum-averaging operation, the signal group deter-
mined by performing the sum-averaging operation on the
sample sequence $U_{m}$ is $W_{P}$, the signal group determined by
performing the sum-averaging operation on the sample
sequence $Q_{m}$ is $W_{Q}$, and a grouping unit 506, configured to
group the signal in the signal group $W_{P}$ and the signal group
$W_{Q}$, to determine the signal belonging to the same chip in
the sample sequence experiencing the sum-averaging opera-
tion, in the signal group $W_{P}$ and the signal group $W_{Q}$, and
output the determined signal.

In the above preferred embodiment, after performing the
sum-averaging operation on the signal sample sequence, the
signal is grouped, in the grouped signal, the sample
sequence experiencing the sum-averaging operation from
the same chip is selected, and the signal of the sample sequence
from the same chip is output; this kind of signal processing
way solves the problem in the related art that the CDMA
synchronization algorithm possesses the wrong sampling
situation, which results in the high bit error rate of the
receiving end, and effectively reduces the core error rate.

In a preferred embodiment of the disclosure, the above
device is further optimized, specifically, a scheme is pro-
vided which groups the signal group $W_{P}$ and the signal group
$W_{Q}$ as shown in FIG. 7, the grouping unit 506 includes:

- a third grouping sub-unit 702, configured to, in the signal
group $W_{P}$, begin from a first signal, extract a signal after
$N$–1 signals, successively group each extracted signal into
one group; begin from a second signal, extract a signal after
$N$–1 signals, successively group each extracted signal into
one group, and so on, obtain $N$ groups of signals, which are
successively marked as $W_{P1}$, $W_{P2}$, . . . $W_{PN}$;

- a forth grouping sub-unit 704, configured to, in the signal
group $W_{Q}$, begin from a first signal, extract a signal after
$N$–1 signals, successively group each extracted signal into
one group; begin from a second signal, extract a signal after
$N$–1 signals, successively group each extracted signal into
one group, and so on, obtain $N$ groups of signals, which are
successively marked as $W_{Q1}$, $W_{Q2}$, . . . $W_{QN}$.

The example provided above is further explained, spe-
cifically, the above signal group $W_{P}$ is

- $x_{1} + x_{2}$, $x_{2} + x_{3}$, $x_{3} + x_{4}$, $x_{4} + x_{5}$, $x_{5} + x_{6}$, $x_{6} + x_{7}$, $x_{7} + x_{8}$.

When performing grouping, beginning from the first signal,
signal extraction is performed after 1 signal, therefore

- $x_{1} + x_{2}$, $x_{3} + x_{4}$, $x_{5} + x_{6}$, and $x_{7} + x_{8}$.
are extracted successively, and are taken as the first group,
\[
\frac{x_2 + x_3}{2}, \quad \frac{x_4 + x_5}{2}, \quad \text{and} \quad \frac{x_6 + x_7}{2}
\]
are taken as the second group; it can be seen from the drawing, the group of data
\[
\frac{x_1 + x_2}{2}, \quad \frac{x_3 + x_4}{2}, \quad \frac{x_5 + x_6}{2} \quad \text{and} \quad \frac{x_7 + x_8}{2}
\]
do not come from the same chip, but come from adjacent chips, this is the wrong sampling situation; the group of data
\[
\frac{x_2 + x_3}{2}, \quad \frac{x_4 + x_5}{2}, \quad \text{and} \quad \frac{x_6 + x_7}{2}
\]
come from the same chip, this is the ideal sampling situation.

Preferably, as shown in FIG. 7, the grouping unit 506 further includes: a first output sub-unit 706, configured to send the \( W_{Q1}, W_{Q2}, \ldots, W_{QNQ} \) into a matched filter meeting a pre-set condition, obtain a corresponding output result, and mark the output results separately as \( y_{Q1}, y_{Q2}, \ldots, y_{QNQ} \); a second output sub-unit 708, configured to send the \( W_{I1}, W_{I2}, \ldots, W_{INQ} \) into the matched filter, obtain the corresponding output result, and mark the output results separately as \( y_{I1}, y_{I2}, \ldots, y_{INQ} \); an amplitude value output sub-unit 710, configured to determine signal amplitude values \( y_{I1}, y_{I2}, \ldots, y_{INQ} \) grouped by the in-phase component signal I and the quadrature component signal Q, according to the output results \( y_{I1}, y_{I2}, \ldots, y_{INQ} \) and the output results \( y_{Q1}, y_{Q2}, \ldots, y_{QNQ} \); and a signal output sub-unit 712, configured to determine the signal belonging to the same chip, according to the determined signal amplitude value, and output the determined signal.

Specifically, the amplitude value output sub-unit 710 includes: an amplitude value calculating module, configured to determine the signal amplitudes \( y_{I1}, y_{I2}, \ldots, y_{INQ} \) according to the following formula:
\[
y_{I1} = \sqrt{y_{Q1}^2 + y_{I1Q}^2}, \quad y_{I2} = \sqrt{y_{Q2}^2 + y_{I2Q}^2}, \ldots, y_{INQ} = \sqrt{y_{QNQ}^2 + y_{INQQ}^2}
\]
the signal output sub-unit 712 includes: a signal output module, configured to take the corresponding signal when the signal amplitude value is maximum as the signal belonging to the same chip, and output the corresponding signal when the signal amplitude value is maximum.

Embodiment 3

Based on the method for reducing the bit error rate in the CDMA communication system provided by Embodiment 1 and the device for reducing the bit error rate in the CDMA communication system provided by Embodiment 2, this preferred embodiment provides another method for reducing the bit error rate in the CDMA communication system; FIG. 8 shows a hardware implementation logic diagram of this method, in FIG. 8, \( Tc \) is a chip delay time (chip period), and \( Ns \) is a sample number of the chip. In implementation of this method, mainly several groups of delayers and the matched filter group \( MF \) are separately added behind two channels of input signals \( I_{IN} \) and \( Q_{IN} \), behind the filter, accurate synchronization of data is implemented through a maximum amplitude value selector, to eliminate a serious inter-code interference caused by wrong sampling, and to reduce a high bit error rate brought by an inter-code interference of a traditional method.

Specifically, the above method includes the following steps:
1. performing sum-average on the sample sequence; as shown in FIG. 8, the input signals \( I_{IN} \) and \( Q_{IN} \) are a group of sample sequence, a sampling frequency is \( Ns \) times/one chip (one chip samples \( Ns \) times). Each adjacent \( Ns \) sample values are added and divided by \( Ns \), to obtain \( W_I \) and \( W_Q \), a purpose of this step is to store the results after performing sum-average in all sampling ways (ideal sampling, wrong sampling) into two channels of signals \( W_I \) and \( W_Q \). Preferably, in order to make calculation convenient and reduce a hardware resource cost, \( Ns \) is set as powers of 2.
2. grouping two channels of signals \( W_I \) and \( W_Q \), the purpose of grouping two channels of signals \( W_I \) and \( W_Q \) is to find a most ideal sample, and eliminate an inter-chip interference caused by wrong sampling, specifically, as shown in FIG. 8, in two channels of signals \( W_I \) and \( W_Q \), elements separated by \( Ns-1 \) (Ns is a sampling number of the chip) elements are separately grouped into one group. Specifically, \( W_I \) is a signal group obtained by performing Step 1 on I channels of signals, and includes multiple signals, which are marked as \( W_{I0} = (W_{I0}(0), W_{I0}(1), W_{I0}(2), \ldots, W_{I0}(N_s)), W_{I1} = (W_{I1}(0), W_{I1}(1), W_{I1}(2), \ldots, W_{I1}(N_s)), \ldots, W_{IN} = (W_{IN}(0), W_{IN}(1), W_{IN}(2), \ldots, W_{IN}(N_s)) \); that is, \( W_{I} \) is composed of \( W_{I0} \). In the same way, \( W_{Q} \) and \( W_{Q} \) have the same structure feature, and \( W_{Q} \) is composed of \( W_{Q0} \). \( W_I \) is grouped into \( Ns \) groups with a distance of \( Ns-1 \) elements, \( W_{IR} = (W_{IR}(0), W_{IR}(1), W_{IR}(2), \ldots, W_{IR}(N_s)), W_{IR+1} = (W_{IR+1}(0), W_{IR+1}(1), W_{IR+1}(2), \ldots, W_{IR+1}(N_s)), \ldots, W_{IN} = (W_{IN}(0), W_{IN}(1), W_{IN}(2), \ldots, W_{IN}(N_s)), W_{IN+1} = (W_{IN+1}(0), W_{IN+1}(1), W_{IN+1}(2), \ldots, W_{IN+1}(N_s)) \); that is, a grouping relationship of \( W_{IR} \) is the same as that of \( W_{I} \), and will not be repeated again.

In FIG. 8 adopts a delay to implement grouping. \( Tc \) represents a chip delay time (a chip transmission rate is \( 1/Tc \)). \( MF \) in the drawing is the matched filter, and a work clock frequency is \( 1/Tc \). A simple delay is added between the traditional matched filter and a Front End Processor (FEP) output, and the signals are divided into \( Ns \) groups through driving of a sample clock (a sample clock frequency is \( Ns/Tc \)). Through improvement of this method, all grouped \( W_I \) and \( W_Q \) are sent to a matched filter group, in which one group of data must come from the same chip, the amplitude value matched and output in this way will be larger than that obtained in a traditional method, and an interference resistance ability of a system is improved.

In addition, a grouping way may also be implemented through software programming, a specific algorithm flow-chart is shown in FIG. 9, during grouping, first a variable flag (called a variable \( f \) for short) is defined, of which an initial value is 0, and then \( W_I \) and \( W_Q \) output by the sum-average unit are read through driving of each sample clock, simultaneously a modulo of the sample number \( Ns \) is calculated with the variable flag, namely flag-flags \% \( Ns \); assigning the sample value of the current \( W_I \) and \( W_Q \) to corresponding groups \( W_I \) and \( W_Q \) is decided according to a value of the variable flag (0, 1, \ldots, \( Ns-2 \), \( Ns-1 \)), and simultaneously flag is added by 1, and a next signal in \( W_I \) and \( W_Q \) is obtained continuously to perform grouping, until grouping is completed, and finally \( W_I \) and \( W_Q \) are separately divided into \( Ns \) groups of signals.

3. calculating the maximum amplitude value; the grouped signals \( W_I \) and \( W_Q \) are separately sent into the matched filter \( MF \), as shown in FIG. 10. Matched outputs
11 $y_\text{t}$ and $y_\text{Q}$ are obtained. $y_\text{p}$ and $y_\text{O}$ are sent to an amplitude generator MAG, the amplitude generator MAG calculates a root of a quadratic sum of $y_\text{t}$ and $y_\text{Q}$ to obtain the amplitude value $y$. In step 2, $W_\text{t}$ and $W_\text{p}$ are divided into $N_s$ groups, then there are totally $N_s$ amplitude values output here. All output amplitude values are sent to the maximum amplitude selector MAX, and the maximum amplitude selector MAX selects a maximum value from $y_\text{t}$ to $y_\text{Q}$, as the current output $y$. Simultaneously $y_\text{t}$ and $y_\text{Q}$ constructing this maximum amplitude value are separately assigned to $I_\text{sum}$ shown in FIG. 8 and $Q_\text{sum}$ shown in FIG. 8.

4. judgment and demodulation;

when the output $y$ is larger than a threshold, the sign shown in FIG. 8 changes from a high electrical level to a low electrical level, otherwise the sign is the low electrical level. When the sign changes from the low electrical level to the high electrical level, a demodulator reads $I_\text{sum}$ and $Q_\text{sum}$ to perform a code demodulation operation.

Through the above several steps, a group of sample values may be found which are all weighted signal values in the same chip; a serious inter-chip interference existed in a traditional rough synchronization algorithm is eliminated, and the bit error rate is reduced to a big extent. Accurate CDMA synchronization is implemented.

Although for the purpose of making an example, the preferred embodiment of the disclosure is disclosed, those skilled in the art will be conscious of a possibility of improvement, increase, and substitution. Therefore, the scope of the disclosure shall not be limited to the above embodiment.

What is claimed is:

1. A method for reducing a bit error rate in a Code Division Multiple Access (CDMA) communication system, comprising:

obtaining, by a Front End Processor (FEP), a sample sequence $I_\text{sum}$ of an in-phase component signal $I$, and a sample sequence $Q_\text{sum}$ of a quadrature component signal $Q$, which are sent by a signal sending end;

dividing the obtained sample sequence $I_\text{sum}$ and the sample sequence $Q_\text{sum}$ by adopting a first divider into different groups according to a sample number $N_s$ of a chip, performing a sum-average operation on a signal in each group, and determining a corresponding signal group, wherein each signal group contains the signal experiencing the sum-average operation, the signal group determined by performing the sum-average operation on the sample sequence $I_\text{sum}$ is $W_\text{t}$, the signal group determined by performing the sum-average operation on the sample sequence $Q_\text{sum}$ is $W_\text{O}$; and

dividing, by adopting a second divider, a signal in the signal group $W_\text{t}$ and the signal group $W_\text{O}$, to determine, through a matched filter, a signal belonging to the same chip in the sample sequence which experiences the sum-average operation, in the signal group $W_\text{t}$ and the signal group $W_\text{O}$, and outputting the determined signal; wherein the first divider is added in the FEP, and second divider is added between a FEP output and the matched filter;

wherein the dividing the obtained sample sequence $I_\text{sum}$ and the sample sequence $Q_\text{sum}$ by adopting a first divider into different groups according to the sample number $N_s$ of the chip, performing the sum-average operation on the signal in each group, and determining the corresponding signal group comprises:

dividing adjacent $N_s$ samples in the sample sequence $I_\text{sum}$ into one group, successively performing the sum-average operation on $N_s$ samples in each group, and determining the signal group $W_\text{t}$; and

dividing adjacent $N_s$ samples in the sample sequence $Q_\text{sum}$ into one group, successively performing the sum-average operation on $N_s$ samples in each group, and determining the signal group $W_\text{O}$;

wherein the grouping the signal in the signal group $W_\text{t}$ and the signal group $W_\text{O}$ comprises:

in the signal group $W_\text{t}$, beginning from a first signal, extracting a signal after $N_s$ signals, successively combining each extracted signal into one group; beginning from a second signal, extracting a signal after $N_s$ signals, successively combining each extracted signal into one group, and so on, obtaining $N_s$ groups of signals, which are successively marked as $W_\text{t1}$, $W_\text{t2}$, ..., $W_\text{tN_s}$; and

in the signal group $W_\text{O}$, beginning from a first signal, extracting a signal after $N_s$ signals, successively combining each extracted signal into one group; beginning from a second signal, extracting a signal after $N_s$ signals, successively combining each extracted signal into one group, and so on, obtaining $N_s$ groups of signals, which are successively marked as $W_\text{O1}$, $W_\text{O2}$, ..., $W_\text{ON_s}$.

2. The method according to claim 1, wherein the determining, through the matched filter, the signal belonging to the same chip in the sample sequence which experiences the sum-average operation and outputting the determined signal comprises:

sending the $W_\text{t1}$, $W_\text{t2}$, ..., $W_\text{tN_s}$ into the matched filter meeting a pre-set condition, obtaining a corresponding output result, and marking the output results separately as $y_\text{t1}$, $y_\text{t2}$, ..., $y_\text{tN_s}$; sending the $W_\text{O1}$, $W_\text{O2}$, ..., $W_\text{ON_s}$ into the matched filter, obtaining a corresponding output result, and marking the output results separately as $y_\text{O1}$, $y_\text{O2}$, ..., $y_\text{ON_s}$;

determining signal amplitude values $y_1$, $y_2$, ..., $y_N$ grouped by the in-phase component signal $I$ and the quadrature component signal $Q$, according to the output results $y_\text{t1}$, $y_\text{t2}$, ..., $y_\text{tN_s}$ and the output results $y_\text{O1}$, $y_\text{O2}$, ..., $y_\text{ON_s}$; and

determining the signal belonging to the same chip, according to the determined signal amplitude value, and outputting the determined signal.

3. The method according to claim 2, wherein the determining signal amplitude values $y_1$, $y_2$, ..., $y_N$, grouped by the in-phase component signal $I$ and the quadrature component signal $Q$, according to the output results $y_\text{t1}$, $y_\text{t2}$, ..., $y_\text{tN_s}$ and the output results $y_\text{O1}$, $y_\text{O2}$, ..., $y_\text{ON_s}$, determining the signal belonging to the same chip, according to the determined signal amplitude value, and outputting the determined signal comprises:

determining the signal amplitude values $y_1$, $y_2$, ..., $y_N$, according to a following formula: $y_1 = \frac{1}{N} \sum_{i=1}^{N} y_\text{ti} + y_\text{O1} \cdot \frac{N-2}{N}$, $y_2 = \frac{1}{N} \sum_{i=1}^{N} y_\text{ti} + y_\text{O2} \cdot \frac{N-2}{N}$, ..., $y_N = \frac{1}{N} \sum_{i=1}^{N} y_\text{ti} + y_\text{ON_s} \cdot \frac{N-2}{N}$; and

taking a signal corresponding to a maximum signal amplitude value as the signal belonging to the same chip, and outputting the signal corresponding to the maximum signal amplitude value.

4. A device for reducing a bit error rate in a Code Division Multiple Access (CDMA) communication system, comprising:

a memory storing programming instructions; and

a processor configured to be capable of executing the stored programming instructions to:
obtain a sample sequence $I_n$ of an in-phase component signal $I$, and a sample sequence $Q_n$ of a quadrature component signal $Q$, which are sent by a signal sending end;

divide the obtained sample sequence $I_n$ and the sample sequence $Q_n$ into different groups according to a sample number $N_s$ of a chip, perform a sum-average operation on a signal in each group, and determine a corresponding signal group, wherein each signal group contains the signal experiencing the sum-average operation, the signal group determined by performing the sum-average operation on the sample sequence $I_n$ is $W_{G_I}$ and the signal group determined by performing the sum-average operation on the sample sequence $Q_n$ is $W_{G_Q}$; and

group a signal in the signal group $W_I$ and the signal group $W_Q$ to determine a signal belonging to the same chip in the sample sequence which experiences the sum-average operation, in the signal group $W_I$ and the signal group $W_Q$, and output the determined signal;

5. The device according to claim 4, wherein the processor is further configured to be capable of executing the stored programming instructions to:

send the $W_{G_1}, W_{G_2}, \ldots, W_{G_{NS}}$ into the matched filter meeting a pre-set condition, obtain a corresponding output result, and mark the output results separately as $y_{G_1}, y_{G_2}, \ldots, y_{G_{NS}}$;

6. The device according to claim 5, wherein the processor is further configured to be capable of executing the stored programming instructions to:

determine signal amplitude values $y_{G_1}, y_{G_2}, \ldots, y_{G_{NS}}$ grouped by the in-phase component signal $I$ and the quadrature component signal $Q$, according to the output results $y_{G_1}, y_{G_2}, \ldots, y_{G_{NS}}$ and the output results $Y_{G_1}, Y_{G_2}, \ldots, Y_{G_{NS}}$, and determine the signal belonging to the same chip, according to the determined signal amplitude value, and output the determined signal.